# SUBJECT INDEX


## ANALOG TO DIGITAL CONVERSION

*See* **COMPATIBILITY, DESIGNING FOR; DATA INPUT/OUTPUT**

## ARBITRATION

**Bus Arbiter Streamlines Multiprocessor Design,** *J. Nadir and B. McCormick*.....*June, p 103*

**N-Channel Asynchronous Arbiter Resolves Resource Allocation Conflicts,** *E. Petriu*.....*Aug, p 126*

## ARITHMETIC, COMPUTER

**Arithmetic Processor Chips Enhance Microprocessor System Performance,** *B. K. Gupta*.....*July, p 85*

**Digital Signal Processing Systems Move to Floating Point Arithmetic—**
**Part 1: Advantages of VLSI,** *L. Schirm IV*.....*Aug, p 156*

**Part 2: Implementing 32-Bit Multiplication,** *L. Schirm IV*.....*Sept, p 188*

**Part 3: VLSI Addition,** *L. Schirm IV*.....*Oct, p 204*

**Hardware Design Enhances Direct Decimal Calculations,** *T. L. Jeremiah*.....*June, p 118*

**Integer Base Conversion on Handheld Programmable Calculator,** *C. R. Lewart and J. Mockler*.....*May, p 202*

## AUTOMATION

*See* **DIGITAL CONTROL AND AUTOMATION**

## BIT SLICE

**Bit-Slice Design Approaches,** *H. Brineen*.....*Apr, p 184*

**Implementing a Multifunction Network in LSI,** *P. Chu*.....*Jan, p 168*

**Memory and I/O Implementation in 8-Bit Slice ECL,** *P. Chu*.....*Feb, p 192*

## BUBBLE MEMORY STORAGE

**LSI Devices Support Bubble Memory System Design,** *S. J. Nicolino, Jr*.....*Nov, p 159*

**Magnetic Bubble Memory Update,** *M. Chester*.....*May, p 232*

**Semiconductor Memory Update—**
**Part 3: Higher Density Technologies,** *E. R. Hnatek*.....*Feb, p 147*

## BUS INTERFACING

**Bus Adapter Simplifies Interprocessor Communication,** *G. R. Samsen and R. D. Hudson*.....*Dec, p 119*

**Bus Arbiter Streamlines Multiprocessor Design,** *J. Nadir and B. McCormick*.....*June, p 103*

**A Diagnostic Module Design for the LSI-11/2 Microcomputer,** *R. A. Bruce*.....*Aug, p 121*

**A Distributed Processing System for Military Applications—**
**Part 1: System Overview,** *R. Mauriello*.....*Sept, p 14*

**Part 2: The Serial Data Bus,** *R. Mauriello*.....*Oct, p 14*

**IEEE 488 Bus Testing Problems and Solutions,** *S. Kubota*.....*Oct, p 155*

**Multiprocessing Improves Throughput and Response in a Vector to Raster Converter,** *J. A. Mello and J. O. B. Greaves*.....*Mar, p 127*

**Multiprocessing System Mixes 8- and 16-Bit Microcomputers,** *J. P. Barthmaier*.....*Feb, p 137*

**N-Channel Asynchronous Arbiter Resolves Resource Allocation Conflicts,** *E. Petriu*.....*Aug, p 126*

**Word Processing System Design for High Throughput,** *P. D. Cherry*.....*Aug, p 95*

## CALCULATORS

*See* **PROGRAMMABLE CALCULATORS**

## CATHODE RAY TUBE TERMINALS

**CRT Controller Adds System Capabilities,** *C. J. Boisvert*.....*Apr, p 154*

**A Row Buffer LSI Controller for CRT Refresh,** *D. Morris and R. Ferguson*.....*Feb, p 166*

## CIRCUIT BOARDS

*See* **PRINTED CIRCUIT BOARDS**

## COMMUNICATIONS

*See* **DATA TRANSMISSION; DISTRIBUTED DATA PROCESSING; NETWORKS; PACKET SWITCHING; PROTOCOLS; REMOTE COMMUNICATIONS**

## COMPATIBILITY, DESIGNING FOR

**Attaining Microprocessor Interface Compatibility with DAC and ADC Devices,** *D. Grant*.....*Dec, p 158*

**Printed Circuit Board Layouts for a Compatible Dynamic RAM Family,** *F. Jones and D. Lautzenheiser*.....*Dec, p 111*

## COMPUTER AIDED DESIGN

**Automated PCB Design Documentation Reduces Development Time and Costs,** *K. W. G. Blais and G. L. Patterson*.....*Sept, p 86*

**Semicustom Technology Drives Minicomputer Architecture,** *D. Cane*.....*Dec, p 103*

## CONTROL

*See* **DIGITAL CONTROL AND AUTOMATION; NUMERICAL CONTROL**

## DATA ACQUISITION

**Current Techniques in Factory Data Collection,** *W. S. Holderby*.....*Dec, p 92*

**Online Control of a Laboratory Instrument by a Timesharing Computer,** *G. Horner*.....*Feb, p 90*

**Remote Concentration in Data Communications Networks,** *R. M. Groenke and C. M. Johnson*.....*Nov, p 51*

## DATA COMMUNICATIONS

*See* **DATA TRANSMISSION; DISTRIBUTED DATA PROCESSING; NETWORKS; PACKET SWITCHING; PROTOCOLS; REMOTE COMMUNICATIONS**

## DATA ENCODING AND FORMATS

**Encoding/Decoding Techniques Double Floppy Disc Capacity,** *J. F. Hoeppner and L. H. Wall*.....*Feb, p 127*

**Encoding Schemes Support High Density Digital Data Recording,** *R. H. Severt*.....*May, p 181*

**LSI Implementation of the Data Encryption Standard,** *M. Momirov*.....*June, p 158*

**Matrix Technique Leads to Direct Error Code Implementation,** *R. Swanson*.....*Aug, p 101*

7-Track Data Recording on a 4-Track Digital Tape Cartridge, *W. Valliant*.....*Oct, p 170*

## DATA INPUT/OUTPUT

Attaining Microprocessor Interface Compatibility with DAC and ADC Devices, *D. Grant*.....*Dec, p 158*

Benefits and Limitations of Wire Matrix Printer Technology, *J. W. Adkisson*.....*Feb, p 160*

Field Programmable Logic Replaces Hardwired Circuits with Microcode, *S. J. Durham*.....*Apr, p 141*

Interfacing Fundamentals:
Comparison of Block Diagrams for I/O Techniques, *P. R. Rony*.....*Feb, p 175*

Conditional Input Using a Flag, *P. R. Rony*.....*May, p 208*

Conditional I/O Using a Semaphore, *P. R. Rony*.....*Apr, p 166*

Conditional I/O Using Two Microcomputers, *P. R. Rony*.....*Aug, p 136*

Conditional Output Using a Flag, *P. R. Rony*.....*June, p 132*

Time Lines, *P. R. Rony*.....*Oct, p 182*

Unconditional I/O, *P. R. Rony*.....*July, p 134*

Mask and Menu File System Eases Operator Handling, *K. Buchmann*.....*Nov, p 178*

Memory and I/O Implementation in 8-Bit Slice ECL, *P. Chu*.....*Feb, p 192*

Mixed Format Operation Enables Economical Output from Thermal Printer/Plotter, *H. D. Schofield*.....*Sept, p 144*

Multiprocessing Improves Throughput and Response in a Vector to Raster Converter, *J. A. Mello and J. O. B. Greaves*.....*Mar, p 127*

A Row Buffer LSI Controller for CRT Refresh, *D. Morris and R. Ferguson*.....*Feb, p 166*

## DATA TRANSMISSION

Fiber Optic Cables Increase Efficiency of Digital Transmission Systems, *G. H. B. Yancy*.....*Nov, p 59*

Multipurpose Connector Mixes Electrical and Optical Signals, *W. L. Schumacher*.....*Nov, p 39*

## DEBUGGING

*See* SOFTWARE DEBUGGING

## DESIGN

*See* COMPATIBILITY, DESIGNING FOR; COMPUTER AIDED DESIGN; HARDWARE DESIGN METHODS; LOGIC DESIGN; SOFTWARE DESIGN AND DEVELOPMENT

## DIGITAL CONTROL AND AUTOMATION

Aircraft Cockpit Simulator Researches Collision Avoidance Systems, *B. Morgenstern*.....*Aug, p 68*

Applying Microprocessors to Machine Tool Controller Design, Part 1, *T. A. Seim*.....*Mar, p 86*

Part 2, *T. A. Seim*.....*Apr, p 90*

Automated PCB Design Documentation Reduces Development Time and Costs, *K. W. G. Blais and G. L. Patterson*.....*Sept, p 86*

Controllers Come of Age, *S. Groves*.....*May, p 86*

Current Techniques in Factory Data Collection, *W. S. Holderby*.....*Dec, p 92*

Distributed Multiplexing System Relays Messages in Power Plants.....*Oct, p 116*

Energy Production Monitoring and Control Stressed at Annual Instrumentation Conference.....*July, p 66*

Microcomputer Based Coal Analysis System Replaces Large Wet Chemistry Laboratory.....*Jan, p 78*

Microcomputer Controller Applications—As Seen by IECI '80.....*June, p 70*

Microcomputers Assist Residents in Home Management System.....*Oct, p 104*

Minicomputer Tracks Other Computers from Final Assembly to Shipping.....*Nov, p 130*

Online Control of a Laboratory Instrument by a Timesharing Computer, *G. Horner*.....*Feb, p 90*

Timeshared Management System Offers Energy Conservation Plus Reduced School Budgets.....*Oct, p 118*

## DIGITAL TO ANALOG CONVERSION

*See* DATA ACQUISITION; DATA INPUT/OUTPUT

## DISC STORAGE

*See* FLEXIBLE DISCS; HARD DISCS

## DISTRIBUTED DATA PROCESSING

Broadband Coaxial Local Area Networks—
Part 1: Concepts and Comparisons, *M. A. Dineson*.....*June, p 12*

Part 2: Hardware, *M. A. Dineson*.....*July, p 14*

Communications Executive Implements Computer Networks, *J. Forecast, J. L. Jackson, and J. Schriesheim*.....*Nov, p 71*

Communications in Distributed Systems—
Part 1: Interfacing Techniques, *M. G. Gable*.....*Feb, p 30*

Part 2: Common Bus and Shared Resource Access Schemes, *M. G. Gable*.....*Mar, p 14*

Part 3: Communications Protocols and System Design Considerations, *M. G. Gable*.....*Apr, p 14*

Distributed Multiplexing System Relays Messages in Power Plants.....*Oct, p 116*

A Distributed Processing System for Military Applications—
Part 1: System Overview, *R. Mauriello*.....*Sept, p 14*

Part 2: The Serial Data Bus, *R. Mauriello*.....*Oct, p 14*

Part 3: The Computers, *R. Mauriello*.....*Dec, p 22*

Performance Measurement in Data Communications Networks, *D. B. Kirby*.....*Nov, p 77*

Plug-In ROM Customizes Network Tester to Specific Installation, *W. Damm and D. Bennett*.....*Nov, p 55*

Updating the SNA/Packet-Switching Network Debate, *H. Frank*.....*May, p 12*

## EMITTER COUPLED LOGIC

ECC Chip Reduces Error Rate in Dynamic RAMs, *D. Morris*.....*Oct, p 137*

Implementing a Multifunction Network in LSI, *P. Chu*.....*Jan, p 168*

Meeting the Challenge of Automated ECL Testing, *R. L. Hopkins*.....*Sept, p 115*

Memory and I/O Implementation in 8-Bit Slice ECL, *P. Chu*.....*Feb, p 192*

## ENCODING, DATA

*See* DATA ENCODING AND FORMATS

## ENGINEERING STANDARDS

Bus Adapter Simplifies Interprocessor Communication, *G. R. Samsen and R. D. Hudson*.....*Dec, p 119*

The Development of Host Protocols, *D. C. Walden*.....*Jan, p 16*

Encoding/Decoding Techniques Double Floppy Disc Capacity, *J. F. Hoeppner and L. H. Wall*.....*Feb, p 127*

Encoding Schemes Support High Density Digital Data Recording, *R. H. Severt*.....*May, p 181*

IEEE 488 Bus Testing Problems and Solutions, *S. Kubota*.....*Oct, p 155*

Interfacing Fundamentals:
Comparison of Block Diagrams for I/O Techniques, *P. R. Rony*.....*Feb, p 175*

**Flowcharts, Structure Charts, and Written Statement Programming Notations,** *P. R. Rony*.....*Mar, p 172*

**Timing Diagram Conventions,** *P. R. Rony*.....*Jan, p 152*

**LSI Implementation of the Data Encryption Standard,** *M. Momirov*.....*June, p 158*

## ENVIRONMENTAL FACTORS

**Drive Mechanism Design Reduces Errors in Mini-Floppies,** *D. Resnik*.....*Mar, p 160*

**EMI Susceptibility Testing of Computer Systems,** *J. E. Deavenport*.....*Mar, p 145*

**Redesign of a Commercial Microcomputer for Severe Environments,** *A. D. Ballantyne*.....*May, p 193*

## ERROR CHECK AND CORRECT

**ECC Chip Reduces Error Rate in Dynamic RAMs,** *D. Morris*.....*Oct, p 137*

**Matrix Technique Leads to Direct Error Code Implementation,** *R. Swanson*.....*Aug, p 101*

## FIBER OPTICS

**Fiber Optic Cables Increase Efficiency of Digital Transmission Systems,** *G. H. B. Yancy*.....*Nov, p 59*

**Multipurpose Connector Mixes Electrical and Optical Signals,** *W. L. Schumacher*.....*Nov, p 39*

## FIELD SERVICE

**Dual-Speed Alternate Voice/Data Modem Reduces Support Requirements,** *C. A. Cox*.....*Nov, p 67*

**EMI Susceptibility Testing of Computer Systems,** *J. E. Deavenport*.....*Mar, p 145*

## FLEXIBLE DISCS

**Drive Mechanism Design Reduces Errors in Mini-Floppies,** *D. Resnik*.....*Mar, p 160*

**Encoding/Decoding Techniques Double Floppy Disc Capacity,** *J. F. Hoeppner and L. H. Wall*.....*Feb, p 127*

## FLOATING POINT PROCESSORS

**Arithmetic Processor Chips Enhance Microprocessor System Performance,** *B. K. Gupta*.....*July, p 85*

**Digital Signal Processing Systems Move to Floating Point Arithmetic—**
**Part 1: Advantages of VLSI,** *L. Schirm IV*.....*Aug, p 156*

**Part 2: Implementing 32-Bit Multiplication,** *L. Schirm IV*.....*Sept, p 188*

**Part 3: VLSI Addition,** *L. Schirm IV*.....*Oct, p 204*

**Partitioning of System Tasks Simplifies Digital Signal Processing,** *V. Godbole*.....*Nov, p 29*

## FORMATS, DATA

*See* **DATA ENCODING AND FORMATS**

## GRAPHICS

**Advances in Interactive Graphics Systems Architecture,** *W. M. Anderson*.....*Nov, p 147*

**Bit Map Architecture Realizes Raster Display Potential,** *R. J. Gray*.....*July, p 111*

**Multiprocessing Improves Throughput and Response in a Vector to Raster Converter,** *J. A. Mello and J. O. B. Greaves*.....*Mar, p 127*

## HARD DISCS

**Selection Criteria Ease Choice Between 8- and 14-Inch Winchester Disc Drives,** *M. Kirby*.....*Oct, p 162*

**The Vanishing Disc Interface,** *L. J. Moore*.....*June, p 111*

## HARDWARE DESIGN METHODS

**Automated PCB Design Documentation Reduces Development Time and Costs,** *K. W. G. Blais and G. L. Patterson*.....*Sept, p 86*

**Data Driven System for High Speed Parallel Computing—Part 2: Hardware Design,** *J. Gurd and I. Watson*.....*July, p 97*

**Field Programmable Logic Replaces Hardwired Circuits with Microcode,** *S. J. Durham*.....*Apr, p 141*

**Optimizing Minicomputer Power Subsystem Design,** *E. B. Centofanti, A. B. Hansel, P. N. Lioio, and T. Natarajan*.....*Sept, p 133*

**Semicustom Technology Drives Minicomputer Architecture,** *D. Cane*.....*Dec, p 103*

**Single-Chip Controller Increases Microprocessor Throughput,** *A. W. Bentley*.....*Sept, p 125*

**Technology and Economics: The Engineering Audit,** *M. Phister, Jr.*.....*Jan, p 42*

## HIGH LEVEL LANGUAGES

**Data Driven System for High Speed Parallel Computing—Part 1: Structuring Software for Parallel Execution,** *J. Gurd and I. Watson*.....*June, p 91*

**Part 2: Hardware Design,** *J. Gurd and I. Watson*.....*July, p 97*

**Machine Specific Programming Language Combines High Level Economy with Assembly Language Versatility,** *R. C. Camp and M. R. Corder*.....*Nov, p 207*

**Making PL/M Programs More Understandable,** *D. L. Abbott*.....*Nov, p 169*

**A Top-Down Evaluation of Pascal,** *K. L. Doty*.....*May, p 167*

## HUMAN ENGINEERING

*See* **MAN-MACHINE INTERFACE**

## INPUT

*See* **DATA INPUT/OUTPUT**

## INSTRUMENTATION

*See* **LABORATORY INSTRUMENTATION**

## INTEGRATION, HARDWARE AND SOFTWARE

**Hybrid Tool for Universal Microprocessor Development,** *D. McCracken*.....*Apr, p 119*

**Realtime Analyzer Aids Hardware/Software Integration,** *R. Francis and R. Teitzel*.....*Jan, p 140*

## INTERFACING TECHNIQUES

**Arithmetic Processor Chips Enhance Microprocessor System Performance,** *B. K. Gupta*.....*July, p 85*

**Balancing RAM Access Time and Clock Rate Maximizes Microprocessor Throughput,** *S. Groves*.....*July, p 118*

**Communications in Distributed Systems—Part 1: Interfacing Techniques,** *M. G. Gable*.....*Feb, p 30*

**Current Techniques in Factory Data Collection,** *W. S. Holderby*.....*Dec, p 92*

## KEYBOARD INTERFACES

**CRT Controller Adds System Capabilities,** *C. J. Boisvert*.....*Apr, p 154*

**Field Programmable Logic Replaces Hardwired Circuits with Microcode,** *S. J. Durham*.....*Apr, p 141*

## LABORATORY INSTRUMENTATION

**Mixed Format Operation Enables Economical Output from Thermal Printer/Plotter,** *H. D. Schofield*.....*Sept, p 144*

**Online Control of a Laboratory Instrument by a Timesharing Computer,** *G. Horner*.....*Feb, p 90*

## LANGUAGES, PROGRAMMING

*See* **HIGH LEVEL LANGUAGES; SOFTWARE DESIGN AND DEVELOPMENT**

## LOGIC, PROGRAMMABLE

*See* **PROGRAMMABLE LOGIC**

## LOGIC DESIGN

**Implementing a Multifunction Network in LSI,** *P. Chu.....Jan, p 168*

**Meeting the Challenge of Automated ECL Testing,** *R. L. Hopkins.....Sept, p 115*

**MNOS Devices Provide Flexibility in Nonvolatile Logic,** *B. Greenwood.....Nov, p 232*

**N-Channel Asynchronous Arbiter Resolves Resource Allocation Conflicts,** *E. Petriu.....Aug, p 126*

**Printed Circuit Board Layouts for a Compatible Dynamic RAM Family,** *F. Jones and D. Lautzenheiser.....Dec, p 111*

**A Row Buffer LSI Controller for CRT Refresh,** *D. Morris and R. Ferguson.....Feb, p 166*

**Semicustom Technology Drives Minicomputer Architecture,** *D. Cane.....Dec, p 103*

**A Simple Tri-Stable Latch,** *D. S. Jain and V. L. Patil.....Aug, p 134*

**Two Schottky TTL Families,** *R. A. Stehlin.....July, p 154*

## MAINTENANCE

*See* **FIELD SERVICE**

## MAN-MACHINE INTERFACE

**Aircraft Cockpit Simulator Researches Collision Avoidance Systems,** *B. Morgenstern.....Aug, p 68*

**Component-by-Component Testing of Digital Circuit Boards,** *D. W. Raymond.....Apr, p 129*

**Mask and Menu File System Eases Operator Handling,** *K. Buchmann.....Nov, p 178*

**Microcomputer Based Coal Analysis System Replaces Large Wet Chemistry Laboratory.....Jan, p 78**

**Microcomputers Assist Residents in Home Management System.....Oct, p 104**

## MEMORY

*See* **BUBBLE MEMORY STORAGE; MEMORY SUBSYSTEMS; SEMICONDUCTOR MEMORY**

## MEMORY SUBSYSTEMS

**Balancing RAM Access Time and Clock Rate Maximizes Microprocessor Throughput,** *S. Groves.....July, p 118*

**ECC Chip Reduces Error Rate in Dynamic RAMs,** *D. Morris.....Oct, p 137*

**Indexed Mapping Extends Microprocessor Addressing Range,** *I. LeMair.....Aug, p 111*

**LSI Devices Support Bubble Memory System Design,** *S. J. Nicolino, Jr.....Nov, p 159*

**Meeting EPROM Requirements of Advanced Microprocessors,** *T. Coffman.....Mar, p 212*

**Memory and I/O Implementation in 8-Bit Slice ECL,** *P. Chu.....Feb, p 192*

**Single-Chip Controller Increases Microprocessor Throughput,** *A. W. Bentley.....Sept, p 125*

## MICROPROGRAMMING

**Bit-Slice Design Approaches,** *H. Brineen.....Apr, p 184*

**Field Programmable Logic Replaces Hardwired Circuits with Microcode,** *S. J. Durham.....Apr, p 141*

## MILITARY APPLICATIONS

**A Distributed Processing System for Military Applications—**
**Part 1: System Overview,** *R. Mauriello.....Sept, p 14*

**Part 2: The Serial Data Bus,** *R. Mauriello.....Oct, p 14*

**Part 3: The Computers,** *R. Mauriello.....Dec, p 22*

**LSI Hardware Implements Signal Processing Algorithms,** *W. J. Finn.....Mar, p 137*

**Redesign of a Commercial Microcomputer for Severe Environments,** *A. D. Ballantyne.....May, p 193*

## MODEMS

**Dual-Speed Alternate Voice/Data Modem Reduces Support Requirements,** *C. A. Cox.....Nov, p 67*

**Getting the Most Modem for the Least Money,** *J. Jurenko.....Nov, p 45*

**RF Modem Design for Broadband Coaxial Local Area Networks,** *D. G. Willard and P. E. Wagner.....Aug, p 14*

## MULTIPLEXERS

**Distributed Multiplexing System Relays Messages in Power Plants.....Oct, p 116**

**Fiber Optic Cables Increase Efficiency of Digital Transmission Systems,** *G. H. B. Yancy.....Nov, p 59*

**RF Modem Design for Broadband Coaxial Local Area Networks,** *D. G. Willard and P. E. Wagner.....Aug, p 14*

## MULTIPROCESSING

**Arithmetic Processor Chips Enhance Microprocessor System Performance,** *B. K. Gupta.....July, p 85*

**Bus Adapter Simplifies Interprocessor Communication,** *G. R. Samsen and R. D. Hudson.....Dec, p 119*

**Bus Arbiter Streamlines Multiprocessor Design,** *J. Nadir and B. McCormick.....June, p 103*

**Interfacing Fundamentals:**
**Conditional I/O Using Two Microcomputers,** *P. R. Rony.....Aug, p 136*

**Multiprocessing Improves Throughput and Response in a Vector to Raster Converter,** *J. A. Mello and J. O. B. Greaves.....Mar, p 127*

**Multiprocessing System Mixes 8- and 16-Bit Microcomputers,** *J. P. Barthmaier.....Feb, p 137*

**Multitasking Executive Simplifies Realtime Microprocessor System Design,** *Y. P. Chien.....Jan, p 109*

**Partitioning of System Tasks Simplifies Digital Signal Processing,** *V. Godbole.....Nov, p 29*

## NETWORKS

**Broadband Coaxial Local Area Networks—**
**Part 1: Concepts and Comparisons,** *M. A. Dineson.....June, p 12*

**Part 2: Hardware,** *M. A. Dineson.....July, p 14*

**Bus Adapter Simplifies Interprocessor Communication,** *G. R. Samsen and R. D. Hudson.....Dec, p 119*

**Communications Executive Implements Computer Networks,** *J. Forecast, J. L. Jackson, and J. Schriesheim.....Nov, p 71*

**Communications in Distributed Systems—**
**Part 2: Common Bus and Shared Resource Access Schemes,** *M. G. Gable.....Mar, p 14*

**Part 3: Communications Protocols and System Design Considerations,** *M. G. Gable.....Apr, p 14*

**Data Communications Network Switching Methods,** *D. A. Kane.....Apr, p 148*

**The Development of Host Protocols,** *D. C. Walden.....Jan, p 16*

**Distributed Multiplexing System Relays Messages in Power Plants.....Oct, p 116**

**A Distributed Processing System for Military Applications—**
**Part 1: System Overview,** *R. Mauriello.....Sept, p 14*

**Part 2: The Serial Data Bus,** *R. Mauriello*.....*Oct, p 14*

**Part 3: The Computers,** *R. Mauriello*.....*Dec, p 22*

**Implementing a Multifunction Network in LSI,** *P. Chu*.....*Jan, p 168*

**Performance Measurement in Data Communications Networks,** *D. B. Kirby*.....*Nov, p 77*

**Plug-In ROM Customizes Network Tester to Specific Installation,** *W. Damm and D. Bennett*.....*Nov, p 55*

**Remote Concentration in Data Communications Networks,** *R. M. Groenke and C. M. Johnson*.....*Nov, p 51*

**RF Modem Design for Broadband Coaxial Local Area Networks,** *D. G. Willard and P. E. Wagner*.....*Aug, p 14*

**Updating the SNA/Packet-Switching Network Debate,** *H. Frank*.....*May, p 12*

## NUMERICAL CONTROL

**Applying Microprocessors to Machine Tool Controller Design, Part 1,** *T. A. Seim*.....*Mar, p 86*

**Part 2,** *T. A. Seim*.....*Apr, p 90*

## OUTPUT

*See* **DATA INPUT/OUTPUT**

## PACKET SWITCHING

**Communications in Distributed Systems—**
**Part 2: Common Bus and Shared Resource Access Schemes,** *M. G. Gable*.....*Mar, p 14*

**Updating the SNA/Packet-Switching Network Debate,** *H. Frank*.....*May, p 12*

## PARALLEL PROCESSING

**Data Driven System for High Speed Parallel Computing—**
**Part 1: Structuring Software for Parallel Execution,** *J. Gurd and I. Watson*.....*June, p 91*

**Part 2: Hardware Design,** *J. Gurd and I. Watson*.....*July, p 97*

## PERFORMANCE EVALUATION AND MEASUREMENT

**Component-by-Component Testing of Digital Circuit Boards,** *D. W. Raymond*.....*Apr, p 129*

**EMI Susceptibility Testing of Computer Systems,** *J. E. Deavenport*.....*Mar, p 145*

**IEEE 488 Bus Testing Problems and Solutions,** *S. Kubota*.....*Oct, p 155*

**Meeting the Challenge of Automated ECL Testing,** *R. L. Hopkins*.....*Sept, p 115*

**Performance Measurement in Data Communications Networks,** *D. B. Kirby*.....*Nov, p 77*

**Plug-In ROM Customizes Network Tester to Specific Installation,** *W. Damm and D. Bennett*.....*Nov, p 55*

**Realtime Analyzer Aids Hardware/Software Integration,** *R. Francis and R. Teitzel*.....*Jan, p 140*

## PERIPHERAL INPUT/OUTPUT DEVICES

**Benefits and Limitations of Wire Matrix Printer Technology,** *J. W. Adkisson*.....*Feb, p 160*

**Calculator Interface Circuit Drives Large External Display,** *R. A. Snyder*.....*Mar, p 152*

**Mixed Format Operation Enables Economical Output from Thermal Printer/Plotter,** *H. D. Schofield*.....*Sept, p 144*

**The Vanishing Disc Interface,** *L. J. Moore*.....*June, p 111*

## POWER SUPPLIES

**Optimizing Minicomputer Power Subsystem Design,** *E. B. Centofanti, A. B. Hansel, P. N. Lioio, and T. Natarajan*.....*Sept, p 133*

## PRINTED CIRCUIT BOARDS

**Automated PCB Design Documentation Reduces Development Time and Costs,** *K. W. G. Blais and G. L. Patterson*.....*Sept, p 86*

**Component-by-Component Testing of Digital Circuit Boards,** *D. W. Raymond*.....*Apr, p 129*

**Printed Circuit Board Layouts for a Compatible Dynamic RAM Family,** *F. Jones and D. Lautzenheiser*.....*Dec, p 111*

## PROGRAMMABLE CALCULATORS

**Calculator Interface Circuit Drives Large External Display,** *R. A. Snyder*.....*Mar, p 152*

**Integer Base Conversion on Handheld Programmable Calculator,** *C. R. Lewart and J. Mockler*.....*May, p 202*

## PROGRAMMABLE LOGIC

**Field Programmable Logic Replaces Hardwired Circuits with Microcode,** *S. J. Durham*.....*Apr, p 141*

**Semicustom Technology Drives Minicomputer Architecture,** *D. Cane*.....*Dec, p 103*

**Single-Chip Controller Increases Microprocessor Throughput,** *A. W. Bentley*.....*Sept, p 125*

## PROGRAMMING

*See* **INTEGRATION, HARDWARE AND SOFTWARE; MICROPROGRAMMING; SOFTWARE DEBUGGING; SOFTWARE DESIGN AND DEVELOPMENT**

## PROTOCOLS

**Communications Executive Implements Computer Networks,** *J. Forecast, J. L. Jackson, and J. Schriesheim*.....*Nov, p 71*

**Communications in Distributed Systems—**
**Part 2: Common Bus and Shared Resource Access Schemes,** *M. G. Gable*.....*Mar, p 14*

**Part 3: Communications Protocols and System Design Considerations,** *M. G. Gable*.....*Apr, p 14*

**The Development of Host Protocols,** *D. C. Walden*.....*Jan, p 16*

**Updating the SNA/Packet-Switching Network Debate,** *H. Frank*.....*May, p 12*

## REALTIME SYSTEMS

**A Basic Technique for Realtime System Design,** *C. J. Tavora*.....*Oct, p 147*

**Communications Executive Implements Computer Networks,** *J. Forecast, J. L. Jackson, and J. Schriesheim*.....*Nov, p 71*

**Multitasking Executive Simplifies Realtime Microprocessor System Design,** *Y. P. Chien*.....*Jan, p 109*

## REMOTE COMMUNICATIONS

**Broadband Coaxial Local Area Networks—**
**Part 1: Concepts and Comparisons,** *M. A. Dineson*.....*June, p 12*

**Part 2: Hardware,** *M. A. Dineson*.....*July, p 14*

**Communications in Distributed Systems—**
**Part 1: Interfacing Techniques,** *M. G. Gable*.....*Feb, p 30*

**Part 2: Common Bus and Shared Resource Access Schemes,** *M. G. Gable*.....*Mar, p 14*

**Part 3: Communications Protocols and System Design Considerations,** *M. G. Gable*.....*Apr, p 14*

**Data Communications Network Switching Methods,** *D. A. Kane*.....*Apr, p 148*

**A Distributed Processing System for Military Applications—**
**Part 3: The Computers,** *R. Mauriello*.....*Dec, p 22*

**Performance Measurement in Data Communications Networks,** *D. B. Kirby*.....*Nov, p 77*

**Remote Concentration in Data Communications Networks,** *R. M. Groenke and C. M. Johnson*.....*Nov, p 51*

**RF Modem Design for Broadband Coaxial Local Area Networks,** *D. G. Willard and P. E. Wagner*.....*Aug, p 14*

**Updating the SNA/Packet-Switching Network Debate,** *H. Frank*.....*May, p 12*

## SEMICONDUCTOR MEMORY

**ECC Chip Reduces Error Rate in Dynamic RAMs,** *D. Morris*.....*Oct, p 137*

**Meeting EPROM Requirements of Advanced Microprocessors,** *T. Coffman*.....*Mar, p 212*

**Printed Circuit Board Layouts for a Compatible Dynamic RAM Family,** *F. Jones and D. Lautzenheiser*.....*Dec, p 111*

**Semiconductor Memory Update—**
**Part 2: RAMs,** *E. R. Hnatek*.....*Jan, p 119*
**Part 3: Higher Density Technologies,** *E. R. Hnatek*.....*Feb, p 147*

## SEMICUSTOM LOGIC

*See* **PROGRAMMABLE LOGIC**

## SIGNAL PROCESSING

**Digital Signal Processing Systems Move to Floating Point Arithmetic—**
**Part 1: Advantages of VLSI,** *L. Schirm IV*.....*Aug, p 156*
**Part 2: Implementing 32-Bit Multiplication,** *L. Schirm IV*.....*Sept, p 188*
**Part 3: VLSI Addition,** *L. Schirm IV*.....*Oct, p 204*

**LSI Hardware Implements Signal Processing Algorithms,** *W. J. Finn*.....*Mar, p 137*

**Partitioning of System Tasks Simplifies Digital Signal Processing,** *V. Godbole*.....*Nov, p 29*

## SOFTWARE DEBUGGING

**A Basic Technique for Realtime System Design,** *C. J. Tavora*.....*Oct, p 147*

**A Diagnostic Module Design for the LSI-11/2 Microcomputer,** *R. A. Bruce*.....*Aug, p 121*

**Hybrid Tool for Universal Microprocessor Development,** *D. McCracken*.....*Apr, p 119*

**Realtime Analyzer Aids Hardware/Software Integration,** *R. Francis and R. Teitzel*.....*Jan, p 140*

## SOFTWARE DESIGN AND DEVELOPMENT

**A Basic Technique for Realtime System Design,** *C. J. Tavora*.....*Oct, p 147*

**Data Driven System for High Speed Parallel Computing—Part 1: Structuring Software for Parallel Execution,** *J. Gurd and I. Watson*.....*June, p 91*

**Hybrid Tool for Universal Microprocessor Development,** *D. McCracken*.....*Apr, p 119*

**Interfacing Fundamentals: Flowcharts, Structure Charts, and Written Statement Programming Notations,** *P. R. Rony*.....*Mar, p 172*

**Machine Specific Programming Language Combines High Level Economy with Assembly Language Versatility,** *R. C. Camp and M. R. Corder*.....*Nov, p 207*

**Making PL/M Programs More Understandable,** *D. L. Abbott*.....*Nov, p 169*

**Mask and Menu File System Eases Operator Handling,** *K. Buchmann*.....*Nov, p 178*

**Multitasking Executive Simplifies Realtime Microprocessor System Design,** *Y. P. Chien*.....*Jan, p 109*

**Programming the 8086—**
**Part 1: Register Instruction Organization,** *S. Mazor*.....*Dec, p 130*

**Technology and Economics: The Engineering Audit,** *M. Phister, Jr.*.....*Jan, p 42*

**A Top-Down Evaluation of Pascal,** *K. L. Doty*.....*May, p 167*

## STANDARDS

*See* **ENGINEERING STANDARDS**

## STORAGE

*See* **BUBBLE MEMORY STORAGE; FLEXIBLE DISCS; HARD DISCS; MEMORY SUBSYSTEMS; TAPE STORAGE, MAGNETIC**

## SURVEY OF TECHNOLOGY

**Magnetic Bubble Memory Update,** *M. Chester*.....*May, p 232*

**Selection Criteria Ease Choice Between 8- and 14-Inch Winchester Disc Drives,** *M. Kirby*.....*Oct, p 162*

**Semiconductor Memory Update—**
**Part 2: RAMs,** *E. R. Hnatek*.....*Jan, p 119*
**Part 3: Higher Density Technologies,** *E. R. Hnatek*.....*Feb, p 147*

## SYSTEM INTEGRATION

**Multiprocessing System Mixes 8- and 16-Bit Microcomputers,** *J. P. Barthmaier*.....*Feb, p 137*

**Optimizing Minicomputer Power Subsystem Design,** *E. B. Centofanti, A. B. Hansel, P. N. Lioio, and T. Natarajan*.....*Sept, p 133*

**Realtime Analyzer Aids Hardware/Software Integration,** *R. Francis and R. Teitzel*.....*Jan, p 140*

## TAPE STORAGE, MAGNETIC

**Encoding Schemes Support High Density Digital Data Recording,** *R. H. Severt*.....*May, p 181*

**7-Track Data Recording on a 4-Track Digital Tape Cartridge,** *W. Valliant*.....*Oct, p 170*

## TECHNOLOGY

*See* **SURVEY OF TECHNOLOGY; TRENDS IN TECHNOLOGY**

## TERMINALS

*See* **CATHODE RAY TUBE TERMINALS; PERIPHERAL INPUT/OUTPUT DEVICES**

## TESTING

*See* **PERFORMANCE EVALUATION AND MEASUREMENT**

## TRANSMISSION

*See* **DATA TRANSMISSION**

## TRENDS IN TECHNOLOGY

**Advances in Interactive Graphics Systems Architecture,** *W. M. Anderson*.....*Nov, p 147*

**Bit Map Architecture Realizes Raster Display Potential,** *R. J. Gray*.....*July, p 111*

**Semiconductor Memory Update—**
**Part 2: RAMs,** *E. R. Hnatek*.....*Jan, p 119*

**The Vanishing Disc Interface,** *L. J. Moore*.....*June, p 111*

## VIDEO TERMINALS

*See* **CATHODE RAY TUBE TERMINALS**

## WORD PROCESSING

**Benefits and Limitations of Wire Matrix Printer Technology,** *J. W. Adkisson*.....*Feb, p 160*

**Word Processing System Design for High Throughput,** *P. D. Cherry*.....*Aug, p 95*

# AUTHOR INDEX


**Abbott, D. L.,** *Making PL/M Programs More Understandable*.....Nov, p 169

**Adkisson, J. W.,** *Benefits and Limitations of Wire Matrix Printer Technology*.....Feb, p 160

**Anderson, W. M.,** *Advances in Interactive Graphics Systems Architecture*.....Nov, p 147

**Ballantyne, A. D.,** *Redesign of a Commercial Microcomputer for Severe Environments*.....May, p 193

**Barthmaier, J.P.,** *Multiprocessing System Mixes 8- and 16-Bit Microcomputers*.....Feb, p 137

**Bennett, D., and W. Damm,** *Plug-In ROM Customizes Network Tester to Specific Installation*.....Nov, p 55

**Bentley, A. W.,** *Single-Chip Controller Increases Microprocessor Throughput*.....Sept, p 125

**Blais, K. W. G., and G. L. Patterson,** *Automated PCB Design Documentation Reduces Development Time and Costs*.....Sept, p 86

**Boisvert, C. J.,** *CRT Controller Adds System Capabilities*.....Apr, p 154

**Brineen, H.,** *Bit-Slice Design Approaches*.....Apr, p 184

**Bruce, R. A.,** *A Diagnostic Module Design for the LSI-11/2 Microcomputer*.....Aug, p 121

**Buchmann, K.,** *Mask and Menu File System Eases Operator Handling*.....Nov, p 178

**Camp, R. C., and M. R. Corder,** *Machine Specific Programming Language Combines High Level Economy with Assembly Language Versatility*.....Nov, p 207

**Cane, D.,** *Semicustom Technology Drives Minicomputer Architecture*.....Dec, p 103

**Centofanti, E. B., A. B. Hansel, P. N. Lioio, and T. Natarajan,** *Optimizing Minicomputer Power Subsystem Design*.....Sept, p 133

**Cherry, P. D.,** *Word Processing System Design for High Throughput*.....Aug, p 95

**Chester, M.,** *Magnetic Bubble Memory Update*.....May, p 232

**Chien, Y. P.,** *Multitasking Executive Simplifies Real-time Microprocessor System Design*.....Jan, p 109

**Chu, P.,** *Implementing a Multifunction Network in LSI*.....Jan, p 168

*Memory and I/O Implementation in 8-Bit Slice ECL*.....Feb, p 192

**Coffman, T.,** *Meeting EPROM Requirements of Advanced Microprocessors*.....Mar, p 212

**Corder, M. R., and R. C. Camp,** *Machine Specific Programming Language Combines High Level Economy with Assembly Language Versatility*.....Nov, p 207

**Cox, C. A.,** *Dual-Speed Alternate Voice/Data Modem Reduces Support Requirements*.....Nov, p 67

**Damm, W., and D. Bennett,** *Plug-In ROM Customizes Network Tester to Specific Installation*.....Nov, p 55

**Deavenport, J. E.,** *EMI Susceptibility Testing of Computer Systems*.....Mar, p 145

**Dineson, M. A.,** *Broadband Coaxial Local Area Networks—*

*Part 1: Concepts and Comparisons*.....June, p 12

*Part 2: Hardware*.....July, p 14

**Doty, K. L.,** *A Top-Down Evaluation of Pascal*.....May, p 167

**Durham, S. J.,** *Field Programmable Logic Replaces Hardwired Circuits with Microcode*.....Apr, p 141

**Ferguson, R., and D. Morris,** *A Row Buffer LSI Controller for CRT Refresh*.....Feb, p 166

**Finn, W. J.,** *LSI Hardware Implements Signal Processing Algorithms*.....Mar, p 137

**Forecast, J., J. L. Jackson, and J. Schriesheim,** *Communications Executive Implements Computer Networks*.....Nov, p 71

**Francis, R., and R. Teitzel,** *Realtime Analyzer Aids Hardware/Software Integration*.....Jan, p 140

**Frank, H.,** *Updating the SNA/Packet-Switching Network Debate*.....May, p 12

**Gable, M. G.,** *Communications in Distributed Systems—*

*Part 1: Interfacing Techniques*.....Feb, p 30

*Part 2: Common Bus and Shared Resource Access Schemes*.....Mar, p 14

*Part 3: Communication Protocols and System Design Considerations*.....Apr, p 14

**Godbole, V.,** *Partitioning of System Tasks Simplifies Digital Signal Processing*.....Nov, p 29

**Grant, D.,** *Attaining Microprocessor Interface Compatibility with DAC and ADC Devices*.....Dec, p 158

**Gray, R. J.,** *Bit Map Architecture Realizes Raster Display Potential*.....July, p 111

**Greaves, J. O. B., and J. A. Mello,** *Multiprocessing Improves Throughput and Response in a Vector to Raster Converter*.....Mar, p 127

**Greenwood, B.,** *MNOS Devices Provide Flexibility in Nonvolatile Logic*.....Nov, p 232

**Groenke, R. M., and C. M. Johnson,** *Remote Concentration in Data Communications Networks*.....Nov, p 51

**Groves, S.,** *Balancing RAM Access Time and Clock Rate Maximizes Microprocessor Throughput*.....July, p 118

*Controllers Come of Age*.....May, p 86

**Gupta, B. K.,** *Arithmetic Processor Chips Enhance Microprocessor System Performance*.....July, p 85

**Gurd, J., and I. Watson,** *Data Driven System for High Speed Parallel Computing—*

*Part 1: Structuring Software for Parallel Execution*.....June, p 91

*Part 2: Hardware Design*.....July, p 97

**Hansel, A. B., E. B. Centofanti, P. N. Lioio, and T. Natarajan,** *Optimizing Minicomputer Power Subsystem Design*..Sept, p 133

**Hnatek, E. R.,** *Semiconductor Memory Update—*

*Part 2: RAMs*.....Jan, p 119

*Part 3: Higher Density Technologies*.....Feb, p 147

**Hoeppner, J. F., and L. H. Wall,** *Encoding/Decoding Techniques Double Floppy Disc Capacity*.....Feb, p 127

**Holderby, W. S.,** *Current Techniques in Factory Data Collection*.....Dec, p 92

**Hopkins, R. L.,** *Meeting the Challenge of Automated ECL Testing*.....Sept, p 115

**Horner, G.,** *Online Control of a Laboratory Instrument by a Timesharing Computer*.....Feb, p 90

**Hudson, R. D., and G. R. Samsen,** *Bus Adapter Simplifies Interprocessor Communication*.....*Dec, p 119*

**Jackson, J. L., J. Forecast, and J. Schriesheim,** *Communications Executive Implements Computer Networks*.....*Nov, p 71*

**Jain, D. S., and V. L. Patil,** *A Simple Tri-Stable Latch*.....*Aug, p 134*

**Jeremiah, T. L.,** *Hardware Design Enhances Direct Decimal Calculations*.....*June, p 118*

**Johnson, C. M., and R. M. Groenke,** *Remote Concentration in Data Communications Networks*.....*Nov, p 51*

**Jones, F., and D. Lautzenheiser,** *Printed Circuit Board Layouts for a Compatible Dynamic RAM Family*.....*Dec, p 111*

**Jurenko, J.,** *Getting the Most Modem for the Least Money*.....*Nov, p 45*

**Kane, D. A.,** *Data Communications Network Switching Methods*.....*Apr, p 148*

**Kirby, D. B.,** *Performance Measurement in Data Communications Networks*.....*Nov, p 77*

**Kirby, M.,** *Selection Criteria Ease Choice Between 8- and 14-Inch Winchester Disc Drives*.....*Oct, p 162*

**Kubota, S.,** *IEEE 488 Bus Testing Problems and Solutions*.....*Oct, p 155*

**Lautzenheiser, D., and F. Jones,** *Printed Circuit Board Layouts for a Compatible Dynamic RAM Family*.....*Dec, p 111*

**LeMair, I.,** *Indexed Mapping Extends Microprocessor Addressing Range*.....*Aug, p 111*

**Lewart, C. R., and J. Mockler,** *Integer Base Conversion on Handheld Programmable Calculators*.....*May, p 202*

**Lioio, P. N., E. B. Centofanti, A. B. Hansel, and T. Natarajan,** *Optimizing Minicomputer Power Subsystem Design*.....*Sept, p 133*

**Mazor, S.,** *Programming the 8086—*
*Part 1: Register Instruction Organization*.....*Dec, p 130*

**Mauriello, R.,** *A Distributed Processing System for Military Applications—*
*Part 1: System Overview*.....*Sept, p 14*
*Part 2: The Serial Data Bus*.....*Oct, p 14*
*Part 3: The Computers*.....*Dec, p 22*

**McCormick, B., and J. Nadir,** *Bus Arbiter Streamlines Multiprocessor Design*.....*June, p 103*

**McCracken, D.,** *Hybrid Tool for Universal Microprocessor Development*.....*Apr, p 119*

**Mello, J. A., and J. O. B. Greaves,** *Multiprocessing Improves Throughput and Response in a Vector to Raster Converter*.....*Mar, p 127*

**Mockler, J., and C. R. Lewart,** *Integer Base Conversion on Handheld Programmable Calculators*.....*May, p 202*

**Momirov, M.,** *LSI Implementation of the Data Encryption Standard*.....*June, p 158*

**Moore, L. J.,** *The Vanishing Disc Interface*.....*June, p 111*

**Morgenstern, B.,** *Aircraft Cockpit Simulator Researches Collision Avoidance Systems*.....*Aug, p 68*

**Morris, D.,** *ECC Chip Reduces Error Rate in Dynamic RAMs*.....*Oct, p 137*

**Morris, D., and R. Ferguson,** *A Row Buffer LSI Controller for CRT Refresh*.....*Feb, p 166*

**Nadir, J., and B. McCormick,** *Bus Arbiter Streamlines Multiprocessor Design*.....*June, p 103*

**Natarajan, T., E. B. Centofanti, A. B. Hansel, and P. N. Lioio,** *Optimizing Minicomputer Power Subsystem Design*..*Sept, p 133*

**Nicolino, S. J, Jr,** *LSI Devices Support Bubble Memory System Design*.....*Nov, p 159*

**Patil, V. L., and D. S. Jain,** *A Simple Tri-Stable Latch*.....*Aug, p 134*

**Patterson, G. L., and K. W. G. Blais,** *Automated PCB Design Documentation Reduces Development Time and Costs*.....*Sept, p 86*

**Petriu, E.,** *N-Channel Asynchronous Arbiter Resolves Resource Allocation Conflicts*.....*Aug, p 126*

**Phister, M., Jr,** *Technology and Economics: The Engineering Audit*.....*Jan, p 42*

**Pisano, J., and R. Yablonski,** *CRT Terminal Architecture Provides Cost-Effective Customizing Versatility*.....*Jan, p 133*

**Raymond, D. W.,** *Component-by-Component Testing of Digital Circuit Boards*.....*Apr, p 129*

**Resnik, D.,** *Drive Mechanism Design Reduces Errors in Mini-Floppies*.....*Mar, p 160*

**Rony, P. R.,** *Interfacing Fundamentals:*
*A Comparison of Block Diagrams for I/O Techniques*...*Feb, p 175*
*Conditional Input Using a Flag*.....*May, p 208*
*Conditional I/O Using a Semaphore*.....*Apr, p 166*
*Conditional I/O Using Two Microcomputers*.....*Aug, p 136*
*Conditional Output Using a Flag*.....*June, p 132*
*Flowcharts, Structure Charts, and Written Statement Programming Notations*.....*Mar, p 172*
*Time Lines*.....*Oct, p 182*
*Timing Diagram Conventions*.....*Jan, p 152*
*Unconditional I/O*.....*July, p 134*

**Samsen, G. R., and R. D. Hudson,** *Bus Adapter Simplifies Interprocessor Communication*.....*Dec, p 119*

**Schirm, L. IV,** *Digital Signal Processing Systems Move to Floating Point Arithmetic—*
*Part 1: Advantages of VLSI*.....*Aug, p 156*
*Part 2: Implementing 32-Bit Multiplication*.....*Sept, p 188*
*Part 3: VLSI Addition*.....*Oct, p 204*

**Schofield, H. D.,** *Mixed Format Operation Enables Economical Output from Thermal Printer/Plotter*.....*Sept, p 144*

**Schriesheim, J., J. Forecast, and J. L. Jackson,** *Communications Executive Implements Computer Networks*.....*Nov, p 71*

**Schumacher, W. L.,** *Multipurpose Connector Mixes Electrical and Optical Signals*.....*Nov, p 39*

**Seim, T. A.,** *Applying Microprocessors to Machine Tool Controller Design, Part 1*.....*Mar, p 86*
*Part 2*.....*Apr, p 90*

**Severt, R. H.,** *Encoding Schemes Support High Density Digital Data Recording*.....*May, p 181*

**Snyder, R. A.,** *Calculator Interface Circuit Drives Large External Display*.....*Mar, p 152*

**Stehlin, R. A.,** *Two Schottky TTL Families*.....*July, p 154*

**Swanson, R.,** *Matrix Technique Leads to Direct Error Code Implementation*.....*Aug, p 101*

**Tavora, C. J.,** *A Basic Technique for Realtime System Design*.....*Oct, p 147*

**Teitzel, R., and R. Francis,** *Realtime Analyzer Aids Hardware/Software Integration*.....*Jan, p 140*

**Valliant, W.,** *7-Track Data Recording on a 4-Track Digital Tape Cartridge*.....*Oct, p 170*

**Wagner, P. E., and D. G. Willard,** *RF Modem Design for Broadband Coaxial Local Area Networks*.....*Aug, p 14*

**Walden, D. C.,** *The Development of Host Protocols*.....*Jan, p 16*

**Wall, L. H., and J. F. Hoeppner,** *Encoding/Decoding Techniques Double Floppy Disc Capacity*.....*Feb, p 127*

**Watson, I., and J. Gurd,** *Data Driven System for High Speed Parallel Computing—*
*Part 1: Structuring Software for Parallel Execution*.....*June, p 91*
*Part 2: Hardware Design*.....*July, p 97*

**Willard, D. G., and P. E. Wagner,** *RF Modem Design for Broadband Coaxial Local Area Networks*.....*Aug, p 14*

**Yablonski, R., and J. Pisano,** *CRT Terminal Architecture Provides Cost-Effective Customizing Versatility*.....*Jan, p 133*

**Yancy, G. H. B.,** *Fiber Optic Cables Increase Efficiency of Digital Transmission Systems*.....*Nov, p 59*